

A

**NEW UTILITY PATENT APPLICATION TRANSMITTAL  
(Large Entity)***(Only for new nonprovisional applications under 37 CFR 1.53(b))*Docket No.  
11232

Total Pages in this Submission

**TO THE ASSISTANT COMMISSIONER FOR PATENTS**Box Patent Application  
Washington, D.C. 20231

I am submitting herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

**DIGITAL AUDIO/VIDEO CLOCK RECOVERY ALGORITHM**

and invented by:

**Richard E. Anderson**If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information:☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No.: \_\_\_\_\_

Enclosed are:

**Application Elements**

1. ☒ Filing fee as calculated and transmitted as described below
2. ☒ Specification having 35 pages and including the following:
  - a. ☒ Descriptive Title of the Invention
  - b. ☐ Cross References to Related Applications *(if applicable)*
  - c. ☐ Statement Regarding Federally-sponsored Research/Development *(if applicable)*
  - d. ☐ Reference to Microfiche Appendix *(if applicable)*
  - e. ☒ Background of the Invention
  - f. ☒ Brief Summary of the Invention
  - g. ☒ Brief Description of the Drawings *(if drawings filed)*
  - h. ☒ Detailed Description
  - i. ☒ Claim(s) as Classified Below
  - j. ☒ Abstract of the Disclosure
3. ☒ Drawing(s) *(when necessary as prescribed by 35 USC 113)*
  - a. ☐ Formal
  - b. ☒ Informal

Number of Sheets 10

# NEW UTILITY PATENT APPLICATION TRANSMITTAL (Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
11232

Total Pages in this Submission

## Application Elements (Continued)

4. ☐ Oath or Declaration
- a. ☐ Newly executed (*original or copy*)      ☐ Unexecuted
- b. ☐ Copy from a prior application (37 CFR 1.63(d)) (*for continuation/divisional application only*)
- c. ☐ With Power of Attorney      ☐ Without Power of Attorney
5. ☐ Incorporation By Reference (*usable if Box 4b is checked*)  
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. ☐ Computer Program in Microfiche (*Appendix*)
7. ☐ Nucleotide and/or Amino Acid Sequence Submission (*if applicable, all must be included*)
- a. ☐ Paper Copy
- b. ☐ Computer Readable Copy (*identical to computer copy*)
- c. ☐ Statement Verifying Identical Paper and Computer Readable Copy

## Accompanying Application Parts

8. ☐ Assignment Papers (*cover sheet & document(s)*)
9. ☐ 37 CFR 3.73(B) Statement (*when there is an assignee*)
10. ☐ English Translation Document (*if applicable*)
11. ☐ Information Disclosure Statement/PTO-1449      ☐ Copies of IDS Citations
12. ☐ Preliminary Amendment
13. ☒ Acknowledgment postcard
14. ☒ Certificate of Mailing
- ☐ First Class      ☒ Express Mail (*Specify Label No.*): EM580750959US
15. ☐ Certified Copy of Priority Document(s) (*if foreign priority is claimed*)

**NEW UTILITY PATENT APPLICATION TRANSMITTAL**  
**(Large Entity)**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.  
11232

Total Pages in this Submission

**Accompanying Application Parts (Continued)**

16. ☐ Additional Enclosures (please identify below):


**Fee Calculation and Transmittal**

**CLAIMS AS FILED**

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	12	- 20 =	0	x \$22.00	\$0.00
Indep. Claims	3	- 3 =	0	x \$82.00	\$0.00
Multiple Dependent Claims (check if applicable) <input type="checkbox"/>					\$0.00
BASIC FEE					\$790.00
OTHER FEE (specify purpose)					\$0.00
TOTAL FILING FEE					\$790.00

- ☐ A check in the amount of \_\_\_\_\_ to cover the filing fee is enclosed.
- ☒ The Commissioner is hereby authorized to charge and credit Deposit Account No. 09-0457 as described below. A duplicate copy of this sheet is enclosed.
- ☒ Charge the amount of \$790.00 as filing fee.
- ☒ Credit any overpayment.
- ☒ Charge any additional filing fees required under 37 C.F.R. 1.16 and 1.17.
- ☐ Charge the issue fee set in 37 C.F.R. 1.18 at the mailing of the Notice of Allowance, pursuant to 37 C.F.R. 1.311(b).

Dated: March 31, 1998



Signature

Paul J. Esatto, Jr.  
Registration No.: 30,749

Scully, Scott, Murphy & Presser  
400 Garden City Plaza  
Garden City, New York 11530  
(516) 742-4343

CC:

DIGITAL AUDIO/VIDEO CLOCK RECOVERY ALGORITHM

Field of the Invention

1

This invention relates to digital delivery systems,  
especially for digital video and digital audio data.

5

More particularly, the invention relates to  
multiplexors networks, distribution systems,  
demultiplexors, and multiplexed bitstreams, and  
especially to bitstreams carrying a system or  
transport layer, and one or more data layers of

10

compressed digital video and digital audio data. More  
particularly, the invention relates to recovering the  
system clock with minimum demand on a processor.

BACKGROUND OF THE INVENTION

15

Within the past decade, the advent of world-wide  
electronic communications systems has enhanced the way  
in which people can send and receive information.

20

Moreover, the capabilities of real-time video and  
audio systems require a large bandwidth. In order to  
provide services such as video-on-demand and video  
conferencing to subscribers, an enormous amount of  
network bandwidth is required. In fact, network  
bandwidth is often the main inhibitor to the

25

effectiveness of such systems.

In order to minimize the effects of the constraints  
imposed by the limited bandwidths of  
telecommunications networks, compression systems and

30 EN998-042

35

1 standards have evolved. These standards prescribe the  
compression of video and audio data and the delivery  
of several programs and control data in a single bit  
stream transmitted in a bandwidth that would  
5 heretofore only accommodate one analog program.

One video and audio compression standard is the Moving  
Picture Experts Group ("MPEG") standard. Within the  
<PEG-2 standard, video compression is defined both  
10 within a given picture, i.e., spatial compression, and  
between pictures, i.e., temporal compression. Video  
compression within a picture is accomplished by  
conversion of the digital image from the time domain  
to the frequency domain by a discrete cosine  
15 transform, quantization, variable length coding, and  
Huffman coding. Video compression between pictures is  
accomplished via a process referred to as motion  
compensation, in which a motion vector is used to  
described the translation of a set of picture elements  
20 (pels) from one picture to another, Audio compression  
is as defined in the standard.

The procedure for transporting the compressed  
bitstream from the transmitting end to the receiving  
25 end of the system, and for thereafter decompressing  
the bitstream at the receiving end, so that one of the  
many picture sequences is decompressed and may be  
displayed in real-time is specified in ISO 13818-1.  
ISO 13818-1 is the systems or transport layer portion

30 EN998-042

- 1 of the MPEG-2 standard. This portion of the standard  
specifies packetization of audio and video elementary  
bitstreams into packetized elementary stream (PES),  
and the combination of one or more audio and video  
5 packetized elementary stream into a single time  
division or packet multiplexed bitstream for  
transmission and the subsequent demultiplexing of the  
single bitstream into multiple bitstreams for  
decompression and display. The single time division  
10 or packet multiplexed bit stream is as shown from  
various architectural and logical perspectives in the  
FIGURES, especially FIGURES 1 to 5, where many packets  
make up a single bitstream.
- 15 The concept of packetization and the mechanism of  
packet multiplexing are shown in FIGURE 1, denominated  
"Prior Art", where elementary streams are formed in an  
audio encoder, a video encoder, a source of other  
data, and a source of systems data. These elementary  
20 streams are packetized into packetized elementary  
streams, as described hereinbelow. The packetized  
elementary streams of audio data, and video data, and  
the packets of other data and systems data are packet  
multiplexed by the multiplexor into a system stream.
- 25 The time division or packet multiplexed bitstream is  
shown, for example, in FIGURES 2 and 5, both  
denominated "Prior Art", which gives an overview  
showing the time division or packet multiplexed
- 30 EN998-042

1 bitstream. The bitstream is comprised of packets, as  
shown in FIGURE 5. Each packet, as shown in FIGURE 2,  
is, in turn, made up of a packet header, an optional  
adaptation field, and packet data bytes, i.e.,  
5 payload.

The MPEG-2 System Layer has the basic task of  
facilitating and multiplexing of one or more programs  
made up of related audio and video bitstreams of one  
10 or more programs made up of related audio and video  
bitstreams into a single bitstream for transmission  
through a transmission medium, and thereafter to  
facilitate the demultiplexing of the single bitstream  
into separate audio and video program bitstream for  
15 decompression while maintaining synchronization. By a  
"Program" is meant a set of audio and video bitstreams  
having a common time base and intended to be presented  
simultaneously. To accomplish this, the System Layer  
defines the data stream syntax that provides for  
20 timing control and the synchronization and  
interleaving of the video and audio bitstream. The  
system layer provides capability for (1) video and  
audio synchronization, (2) stream multiplex, (3)  
packet and stream identification, (4) error detection,  
25 (5) buffer management, (6) random access and program  
insertion, (7) provide data, (8) conditional access,  
and (9) interoperability with other networks, such as  
those using asynchronous transfer mode (ATM).

30 EN998-042

1 An MPEG-2 bitstream is made up of a system layer and  
compression layers. Under the MPEG-2 Standard  
(ISO/IEC 13818-1) a time division of packet  
multiplexed bit-stream consists of two layers, (1) a  
5 compression layer, also referred to as an inner layer,  
a payload layer, or a data layer, and (2) a system  
layer, also referred to as an outer layer or a control  
layer. The compression layer or inner layer contains  
the data fed to the video and audio decoders, and  
10 defines the coded video and audio data stream, while  
the system layer or outer layer provides the controls  
for demultiplexing the interleaved compression layers,  
and in doing so defines the functions necessary for  
combining the compressed data streams. This is shown  
15 in FIGURE 3, denominated "Prior Art". As there shown  
a bitstream of, for example, a system layer and  
compression layer, is the input to a system decoder.  
In the system decoder the system layer data is  
demultiplexed into the compressed audio layer, the  
20 compressed video layer, and control data. The control  
data is shown in FIGURE 3, denominated Prior Art, as  
the PCR (Program Clock Recover) data, enable data, and  
start up values. The compressed data is sent to the  
respective audio and video data buffers, and through  
25 decoder control to the respective audio and video  
decoders.

The system layer supports a plurality of basic  
functions, (1) time division or packet multiplexing

30 EN998-042



1 and demultiplexing of the time division or packet  
multiplexed multiple bit-streams, (2) synchronous  
display of the multiple coded bit stream, (3) buffer  
management and control, and (4) time recovery and  
5 identification. The system layer also supports (5)  
random access, (6) program insertion, (7) conditional  
access, and (8) error tracking.

For MPEG-2, the standard specified two types of layer  
10 coding, a program stream (PS), for relatively lossless  
environments, such as CD-ROMs, DVDs, and other storage  
media, and transport stream (TS), for loss media, as  
cable television, satellite television, and the like.  
The transport stream (TS), shown in FIGURE 2,  
15 denominated Prior Art, consists of a stream of  
transport stream packets, each of which consists of  
188 bytes, divided into 4 bytes of packet header, an  
optional adaptation field, and up to 184 bytes of the  
associated packet data, that is, payload. The  
20 relationship of the layering of the access units, the  
PES packets, and the Transport Stream (TS) packets is  
shown in FIGURE 5, denominated Prior Art.

The transport stream (TS) is used to combine programs  
25 made up of PES-coded data with one or more independent  
time bases into a single stream. Note that under the  
MPEG-2 standard an individual program may not have a  
unique time base, but that if it does, the time base

30 EN998-042

35

1 is the same for all of the elements of the individual  
program.

5 The packetized elementary stream (PES) layer is an  
inner layer portion of the MPEG-2 time division or  
packet multiplexed stream upon which the transport of  
program streams are logically constructed. It  
provides stream specific operations, and supports the  
following functions: (1) a common base of conversion  
10 between program and transport streams, (2) time stamps  
for video and audio synchronization and associated  
timing, especially for associated audio and video  
packets making up a television channel, presentation  
or program, and having a common time base, (3) stream  
15 identification for stream multiplexing and  
demultiplexing, and (4) such services as scrambling,  
VCR functions, and provide data.

As shown in FIGURE 5, denominated Prior Art, video and  
20 audio elementary streams (ES) must be PES-packetized  
before inserting into a transport stream(TS).  
Elementary streams (ES) are continuous. PES packets  
containing an elementary stream (ES) are generally of  
fixed lengths. Typically, video PES packets are in  
25 the order of tens of thousands of bytes, and audio PES  
packets are on the order of thousands of bytes.  
However, video PES packets can also be specified as of  
undefined length.

30 EN998-042

- 1 The MPEG-2 packetized elementary stream (PES) packet structure is shown in FIGURE 4. To be noted is that all of the fields after the PES packet length are optional. The PES (packetized elementary stream)
- 5 packet has bit start code, a packet length field, a 2 bit "10" field, a scramble control field, a priority field, a data alignment field, a copy field, a PTS/DTS (Presentation Time Stamp/Decoding Time Stamp) field, a field for other flags, and a header length field.
- 10 The "Optional Header" field includes a Presentation Time Stamp field, a Decoding Time Stamp field, an elementary stream clock reference field, a elementary stream rate field, a trick mode field, a copy info
- 15 field, a Prior Packetized Elementary Stream Clock Recovery field, an extension and stuffing.

The packet start code provides packet synchronization. The stream ID field provides packet identification.

- 20 Payload identification is also provided is also provided by the stream ID. The PTS/DTS flag fields and the PTS/DTS fields provide presentation synchronization. Data transfer is provided through the packet/header length, payload, and stuffing
- 25 fields, The scramble control field facilitates payload descrambling, the extension/private flag fields and the provide data fields provide private information transfer.

30 EN998-042

1 A transport stream (TS) may contain one or more  
independent, individual programs, such as individual  
television channels or television programs, where each  
individual program can have its own time base, and  
5 each stream making up an individual program has its  
own PID. Each separate individual program has one or  
more elementary streams (ES) generally having a common  
time base. To be noted, is that while not illustrated  
in the FIGURES, different transport streams can be  
10 combined into a single system transport stream.  
Elementary stream (ES) data, that is, access unit  
(AU), are first encapsulated into packetized  
elementary stream (PES) packets, which are, in turn,  
inserted into transfer stream (TS) packets, as shown  
15 in FIGURE 5, denominated Prior Art.

The architecture of the transport stream (TS) packets  
under the MPEG-2 specifications is such that the  
following operations are enabled: (1) demultiplexing  
20 and retrieving elementary stream (ES) data from one  
program within the transport stream, (2)  
remultiplexing the transport stream with one or more  
programs into a transport stream (TS) with a single  
program, (3) extracting transport stream (TS) packets  
25 from different transport streams to produce another  
transport stream (TS) packet into one program and  
converting it into a program stream (PS) containing  
the same program, and (5) converting a program stream  
(PS) into a transport stream (TS) to carry it over a

30 EN998-042

- 1 lossy medium to thereafter recover a valid program  
stream (PS).

At the transport layer, the transport sync byte  
5 provides packet synchronization. The Packet  
Identification (PID) field data provides packet  
identification, demultiplexing, and sequence integrity  
data. The PID field is used to collect the packets of  
a stream and reconstruct the stream. The continuity  
10 counters and error indicators provide packet sequence  
integrity and error detection. The Payload Unit start  
indicator and Adaption Control are used for payload  
synchronization, while the Discontinuity Indicator and  
Program Clock Reference (PCR) fields are used for  
15 playback synchronization. The transport scramble  
control field facilitates payload descrambling.  
Provide data transfer is accomplished through the  
Private Data Flag and Private Data Bytes. The Data  
Bytes are used for private payload data transfer, and  
20 the Stuffing Bytes are used to round out a packet.

Achieving and maintaining clock recovery and  
synchronization is a problem, especially with audio  
and video bitstreams. The MPEG-2 model assumes an  
25 end-to-end constant delay timing model in which all  
digital image and audio data take exactly the same  
amount of time to pass through the system from encoder  
to decoder. The system layer contains timing  
information that requires constant delay. The clock

30 EN998-042

1 references are Program Clock Reference (PCR) and the  
time stamps are the Presentation Time Stamp/Decoding  
Time Stamp (PTS/DTS).

5 The decoder employs a local system clock having  
approximately the same 27 Megahertz frequency as the  
encoder. However, the decoder clock can not be  
allowed to free run. This is because it is highly  
unlikely that frequency of the decoder clock would be  
10 exactly the same as the frequency of the encoder  
clock.

Synchronization of the two clocks is accomplished by  
the Program Clock Reference (PCR) data field in the  
15 packet adaptation field of the PCR PID for the  
program. The Program Clock Reference values can be  
used to correct the decoder clock. Program Clock  
Reference, or PCR, is a 42 bit field. It is coded in  
two parts, a PCR Base having a 33-bit value in units  
20 of 90 kHz, and a PCR extension having a 9-bit  
extension in units of 27MHz, where 27 MHz is the  
system clock frequency.

As a general rule, the first 42 bits of the first PCR  
25 received by the decoder initialize the counter in a  
clock generation, and subsequent PCR values are  
compared to clock values for fine adjustment. The  
difference between the PCR and the local clock can be  
used to drive a voltage controlled oscillator, or a

30 EN998-042

1 similar device or function, for example, to speed up  
or slow down the local clock.

Audio and video synchronization is typically  
5 accomplishes through the Presentation Time Stamp (PTS)  
inserted in the Packet Elementary Stream (PES) header.  
The Presentation Time Stamp is a 33-bit value in units  
of 90 kHz, where 90 kHz is the 27 MHz system clock  
divide by 300. The PTS value indicates the time that  
10 the presentation unit should be presented to the user.

The system layer timing information, PCR and PTS/DTS,  
keep the encoder and decoder in synchronization, with  
the PCR values correcting the decoder clock. The  
15 timing information, PCR and PTS/DTS, arrive at the  
decoder about every 10-100 milliseconds for the PCR,  
and at least as frequently as about every 700  
milliseconds for the PTS/DTS. Processing and  
filtering the timing signals consumes significant  
20 processor resources. This is because the clock  
signals are in mixed number bases, the clock signals  
can arrive at widely varying times, there is no way to  
sort out necessary interrupts from unnecessary  
interrupts, and, most important of all, errors in  
25 clock management are directly visible and/or audible  
through buffer overflow or underflow and color  
disturbance. However, as noted above, the  
relationship between PCR and the STC values are used  
to drive a voltage controlled oscillator or similar

30 EN998-042

1 device. The voltage controlled oscillator or similar  
device speeds up or slows down the local clock driving  
the STC. In this context, a need exists for  
functionality in the system to reduce the processing  
5 demand on the processor. Specifically, there is a need  
for (1) reducing the number of clock management  
interrupts to the processor, and (2) a mechanism to  
closely match the rates of the encoder and decoder  
clocks as specified by the PCR and STC values as well  
10 as minimizing the difference between the PCR and STC  
values. The last requirements allows an internal  
clock recovery mechanism to make small adjustments to  
the value controlling the local clock frequency  
without interrupting the processor for a period of  
15 time.

#### OBJECTS OF THE INVENTION

It is a primary object of the invention to provide for  
20 clock recovery while reducing the processing demand on  
a processor.

It is a still further object of the invention to  
provide additional hardware or software functions that  
25 reduce the clock recovery load on the host.

It is a still further object of the invention to match  
the local clock frequency to the encoder frequency  
specified by the arriving time stamps very quickly.

30 EN998-042



1 It is still a further object of the invention to  
minimize the difference between the PCR and STC  
values.

5 It is a still further object of the invention to keep  
the clock recovery mechanism, self regulating when in  
a self-regulating condition, interrupting the host  
only during a significant clock change.

10 SUMMARY OF THE INVENTION

According to our invention clock recovery is obtained  
with minimum processing demand on the host or other  
processor. This is accomplished by a software  
15 mechanism running on a processor which closely matches  
the local clock frequency to that specified by the  
arriving time stamps (PCRs). The software mechanism  
also minimizes the difference between the PCR and STC  
values. The result of software mechanism is used to  
20 adjust the variable controlling the local clock  
frequency. This allows a hardware clock recovery  
mechanism, to be used until the difference between the  
PCR and the STC exceeds a programmable threshold. A  
further aspect of our invention is that demultiplexors  
25 incorporating it quickly adjust the local clock so  
that both the frequency and absolute values are  
closely matched.

30 EN998-042

35

THE FIGURES

1

The invention may be understood by reference to the Figures.

5

FIGURE 1, denominated Prior Art, shows the packet multiplexing of the transport stream.

FIGURE 2, denominated "Prior Art", shown a schematic view of the transport packet stream with a 188 byte packet, a 4 byte header, an optional adaptation field, and payload, the payload being present if the adaptation field is less than 184 bytes.

10

FIGURE 3, denominated "Prior Art", is a schematic view of the MPEG-2 system structure, showing the system decoder, i.e., a demultiplexor, demultiplexing the incoming bitstream into an audio compression layer for an audio buffer and decoder, a video compression layer for a video buffer and decoder, and PCR data for clock control.

15

20

FIGURE 4, denominated "Prior Art", is a schematic view of the PES (packetized elementary stream) structure according to the MPEG-2 Standard, showing the PES header. The FIGURE shows the PES header broken into its separate fields, with a further breakdown of the Extension field within the Optional Header field.

25

30 EN998-042

1 FIGURE 5, denominated Prior Art shows the relationship  
of the layering of the access units, the PES packets,  
and the Transport Stream (TS) packets, with the  
encapsulation of elementary stream data into transport  
5 stream packets.

FIGURE 6 shows the dataflow of the transport  
demultiplexor of the invention.

10 FIGURE 7 shows one embodiment of the clock recovery  
logic which can be used by our invention.

FIGURE 8 shows one embodiment of the relationship  
between the hardware and software clock recovery  
15 mechanisms.

FIGURE 9 shoes one embodiment of the software clock  
recovery mechanism of our invention.

20 DETAILED DESCRIPTION OF THE INVENTION

The MPEG-2 transport bitstream is a set of time  
division or packet multiplexed bitstreams. Each such  
time division or packet multiplexed bitstream may  
25 contain a plurality of programs, that is, television  
channels, digital communications, or the like. Each  
bitstream contains a systems stream which provides  
systems layer functions for one or more audio and  
video elementary streams in the time division or

30 EN998-042

1 packet multiplexed single stream. The single stream  
is as shown in FIGURES 1 to 5, denominated "Prior  
Art", where many packets make up the single bitstream.

As shown generally in FIGURES 1 to 5, and with  
5 specificity in FIGURE 2, the first level of  
granularity is a transport layer, made up of a 4 byte  
header, an optional adaptation field, and a payload  
(the payload is up to 184 bytes if the adaptation  
field is less than 184 bytes.). In turn, at the next  
10 level of granularity, each packet is made up of a  
packet header, and packet payload data bytes, which  
may be PES packets, table sections, or private data.

FIGURE 6 represents the dataflow of transport stream  
15 data through the transport demultiplexor of the  
invention. The SYNC block determines the start of the  
transport packet. The PACKET PARSER extracts data  
from the transport packet header and adaptation field.  
The PID is one of these fields. The PID is compared  
20 to active PIDs in the PID filter. If the matches one  
of the predefined values, the remaining fields are  
extracted and the packet is forwarded to the  
descrambler interface which will send filtered but  
scrambled data to a descrambler, if present. The  
25 descrambler, if present, descrambles and reconstructs  
the packets as configured by the application. The  
resulting stream is optionally forwarded to an  
auxiliary port which provides means for other devices  
to obtain access to the data.

30 EN998-042

- 1 Concurrently, the packet parser sends PCRs from  
matching PCR packets to the clock recovery unit for  
reconstructing the System Time CLOCK (STC).
- 5 Status indicators representing parsed information are  
sent along with the complete transport packet to the  
packet loader to be stored in the packet buffer. The  
packet buffer holds a plurality, for example up to ten  
or more, transport packets while they are moved to the  
10 decoders and the DRAM or other memory. The packet  
buffer efficiently absorbs any latency of these data  
targets.

- The transport core contains three unloaders, an audio  
15 unloader, a video unloader, and a data unloader. The  
audio unloader and the video unloader send data to the  
respective decoders as the data is requested. The  
data unloader sends data to a controller for  
subsequent transfer to system memory. The memory  
20 unloader can also be set up to filter table sections  
and perform crc checking of section data.

- According to the invention the transport demultiplexor  
accepts either parallel or serial data, detects the  
25 synchronization character in the datastream, and  
establishes transport packet boundaries therefrom. In  
the case of serial input, where only a clock bit is  
provided, the transport demultiplexor of the invention  
establishes byte alignment.

30 EN998-042

1 The Packet Parser extracts Transport Error Indicator  
information from each packet, as well as the packet  
boundary information, and sends it to other units to  
assist in their processing. Some of the parsed  
5 information is stored in the packet buffer along with  
the packet for use by the unloaders.

If the packet parser selects the Transport Error  
Indicator is set, or that the sync byte is missing and  
10 the sync drop is greater than 0, or that the TS Error  
Signal is active, the packet is discarded.

Transport packets containing PCRs may arrive with  
errors such as the Transport Error indicator in the  
15 packet header. The PCR fields from errored packets  
are not used for clock recovery, since the PCR field  
may be in error.

The value of the Payload Unit Status Indicator bit is  
20 forwarded to the unloaders through the packet buffer  
for use during packet unload to send the packetized  
elementary streams.

The Packet Parser incorporates a PID filter, such as  
25 32 entry PID filter. The 13 bit PID value is sent to  
the PID filter to determine if a match occurs.  
Packets that match a PID filter entry are forwarded,  
while all other packets, including null packets, are  
discarded.

30 EN998-042

1 The transport demultiplexor of the invention further  
provides PID filtering. The PID filter registers and  
a corresponding PID enable register are used to  
control which packets are forwarded through the  
5 transport demultiplexor. There are up to 32  
programmable PID values that are used to filter the  
transport stream. The PID filter associates a PID  
index, for example, a 5 bit PID index, with each of  
the 32 PIS entries. One PID index is reserved for the  
10 video PID, and one for the audio PID. The other PID  
entries are defined by the application.

The front-end PID filtering logic filters incoming  
transport packets before they are placed in the packet  
15 buffer. Data from the PIDs, for example, data from up  
to about 32 different PIDs can be captured by the  
transport core or transport demultiplexor of the  
invention for delivery to the output ports. All other  
packets, including null packets, may be discarded.

20 A plurality of registers, for example, thirty two  
registers, are used to assign a PID index to each of  
the filtered packets to be delivered downstream, for  
example, to a descrambler and/or a decoder and/or a  
25 Packet Buffer. A PCR PID register holds the PCR PID  
value which can be the same or different from any of  
the general PID filter indices. If the PCR PID is not  
the same as one of the PID filter packets, then the  
PCR PID packets are not forwarded. Moreover, since

30 EN998-042

1 the PCR PID filter is separate from the general PID  
filters, the STC can be initialized before the  
transport begins delivering data to the decoders.

5 When the datastream is scrambled, as would be the case  
for a scrambled European Telecommunications Standards  
Institute Digital Video Broadcasting (ETSI DVB)  
compliant stream, the two bit Transport Scrambling  
Control bits are extracted and sent to the  
10 descrambler, if present.

The two bit Adaptation Field Control Field is used to determine if an adaptation field and/or a payload is present. If an adaptation field is present, the adaptation field parsing described hereinbelow is performed. Packets with an adaptation field control value of "00" are discarded. A value of "01" indicates that there is no adaptation field, only payload. A value of "10" indicates that there is an adaptation field only, and no payload, while a value of "11" indicates that there is an adaptation field followed by payload.

25 The 4-bit Continuity Counter field is maintained for each enabled PID index to detect any missing data in the payload stream. The Continuity Counter is incremented on each incoming packet with a payload. This 4-bit counter wraps around to 0x0 after it reaches 0xF. The value of the continuity counter

30 EN998-042



- 1 maintained by the hardware is compared to the incoming packets. If the values do not match, a PID stream error is signaled.
- 5 However, there are two situations where a PID stream error is not signaled. First, an error is not signaled if the discontinuity indicator in the adaptation field is set. In this case, the break in continuity is expected. Second, if two consecutive
- 10 packets in the transport stream with the same PID have the same continuity counter value, an error is not signaled. This is because in this case one packet is a duplicate of the other. If there is no error in the first packet, the second packet is discarded. If,
- 15 however, there is an error in the first packet, it is discarded and the second packet is loaded into the packet buffer.

A continuity count error is handled as a PID stream

20 error and is forwarded to the unloaders by setting the error bit in the packet flags field stored with the packet in the packet buffer. The error can also signal an interrupt to the application processor.

- 25 The continuity field count in non-payload packets is not checked as defined by the MPEG standard. This is because the continuity count is used to insure integrity of the payload data.

30 EN998-042

1 The syntax of the Adaptation Field is shown in Figure  
2. Certain fields in the Adaptation Field are of  
special interest. For example, the Adaptation Field  
Length field indicates the number of byte in the  
5 adaptation field following this field. If the  
Adaptation Field Length Field is greater than 00, then  
the Adaptation Field Flags are defined. The  
adaptation field length is used by the unloaders to  
determine the start of the payload, and to deliver the  
10 Adaptation Field to the Memory queues as configured by  
the application processor.

The first field in the Adaptation Fields is the 1-bit  
Discontinuity Indicator. This flag indicates two  
15 different types of discontinuity, continuity counter  
and system time base. The discontinuity indicator in  
the PCR PID indicates a discontinuity in the system  
time base. The PCR, if present, is loaded into the  
STC. A system time base discontinuity is also  
20 signaled to the decoders on the first video or audio  
packet following the discontinuity. The application  
or host processor can be interrupted upon the arrival  
of a discontinuity indicator.

25 The next field in the Adaptation Fields is the 1-bit  
random access indicator. The audio and video PIDs can  
be configured to interrupt the host processor or  
assist processor upon the arrival of the random access  
indicator.

30 EN998-042

- 1 The PCR fields are forwarded to the Clock Recovery Unit.

5 The transport demultiplexor employs a local system clock that needs to be controlled to have the same frequency and phase as the encoder. As noted above, the decoder clock cannot be allowed to free run. This is because it is highly unlikely that frequency of the decoder clock would be exactly the same as the  
10 frequency of the encoder clock, and the clocks would quickly get out of synchronization.

Synchronization of the two clocks is accomplished by the Program Clock Reference (PCR) data field in the  
15 Transport Stream adaptation field. The Program Clock Reference values correct the decoder clock. Program Clock Reference, or PCR, is a 42 bit field. It is coded in two parts, a PCR Base having a 33-bit value in units of 90 kHz, and a PCR extension having a 9-bit value in units of 90 kHz, and a PCR extension having a  
20 9-bit extension in units of 27 MHz. 27 MHz is the system clock frequency. The value encoded in the PCR field is the byte arrival time,  $t(i)$ , where  $i$  is the byte containing the last bit of the PCR base field,

25 
$$\text{PCR base } (i) = [(\text{System Clock frequency} * t(i)) \text{ DIV } 300] \% 2$$

$$\text{PCR extension } (i) = [(\text{System Clock frequency} * t(i)) \text{ DIV } 1] \% 300$$

30 EN998-042

1         $PCR(i) = 300 * PCR\ base\ (i) + PCR\ extension\ (i)$

As a general rule, the first PCR initializes the counter in a clock generation, and subsequent PCR values are compared to clock values for fine  
5        adjustment. The difference between the PCR and the local clock can be used to drive a voltage controlled oscillator, for example, to speed up or slow down the local clock.

10       As noted above, clock recovery and synchronization are required, especially with audio and video bitstreams. The system layer contains timing information to insure constant delay. The time stamps to accomplish  
15       synchronization this are the PCR (Program clock reference) and the PTS/DTS (Presentation Time Stamp/Decoding Time Stamp).

A function of the transport demultiplexor is  
20       recovering the program clock from the transport stream. The transport demultiplexor of the invention extracts Program Clock References (PCRs) from the indicated PID, calculates the offset from the current System Time Clock (STC) value, and compares it against  
25       a threshold defined by the application to determine if clock frequency correction is required.

The clock difference can either be directly filtered, using a simple hardware algorithm, or the clock

30       EN998-042

1 difference can provide an interrupt to allow a  
software algorithm to control the local clock  
frequency. The output of the hardware algorithm  
and/or the software algorithm is loaded into a  
5 register controlling the modulation of a serial pulse  
train which in turn is used to regulate a Voltage  
Controlled Oscillator, for example, an external  
Voltage Controlled Crystal Oscillator (VCXO) or  
similar device. The PWM filter register and PWM  
10 generator are shown in Figure 7.

The clock recovery logic shown in Figure 7 provides  
frequency matching for the program. The clock  
recovery loop includes a Program Clock Recovery (PCR)  
15 register, a PCR-STC (Program Clock Recovery - System  
Time Clock) register, Delta Threshold register, a  
Latched STC (System Time Clock) register, a PWM (Pulse  
Width Modulator) register, PWM generator, and an STC  
(System Time Clock) counter.

20 The clock recovery loop can be enhanced to include a  
software clock recovery algorithm as shown in Figure  
8. The software algorithm is activated when the value  
in the PCR-STC Delta register exceeds the value stored  
25 in the PCR-STC Delta Threshold Register.

One preferred embodiment of the software algorithm is  
shown in Figure 9. The algorithm is activated by an  
interrupt from hardware to indicate that a pre-

30 EN998-042

1 determined threshold stored in the PCR-STC Delta  
Threshold Register has been exceeded or because the  
local time clock was loaded due to a program change or  
time base discontinuity (not shown). After the new  
5 PCR and STC values are checked for validity, two  
algorithms are used to calculate the amount to adjust  
the local clock frequency.

One algorithm uses the PCR and STC values stored from  
10 when the last time the software algorithm was  
executed. Using both the stored previous values and  
the new values the exact difference in frequency  
between that specified by the arriving PCRs and the  
local clock can be determined. The result can be  
15 adjusted by multiplying by a constant to control how  
fast the local clock frequency can be adjusted.

The other algorithm uses the current PCR and STC  
values to determine a difference. The difference  
20 adjusted by a multiplying by a constant is also used  
to adjust the local clock.

The adjustments from both algorithms are summed. The  
summed result is compared to a limit and is adjusted  
25 to the limit if it exceeded the limit. This controls  
maximum rate of change of the local clock frequency.  
The clock control register, in this case the PWM  
Filter register, is read and its value adjusted based  
on both algorithms.

30 EN998-042

1 Use both algorithms shown in Figure 9, causes the  
difference in frequencies between the encoder clock  
and local clock in the decoder to approach zero and  
the same value and the difference between the PCR time  
5 stamps and the STC to also approach zero.

Once the difference between the PCR and STC falls  
below a threshold for several PCR arrivals, the  
hardware clock recovery method can be used without the  
10 aid of the software algorithms. The switch to using  
only the hardware algorithm is made by the software  
algorithm by setting in the PCR-STC Threshold register  
to a value larger than the software threshold check in  
the previous step.

15 While the embodiments and exemplifications of our  
invention have been described and illustrated with  
respect to one particular standard, the MPEG-2  
Standard, it is, of course to be understood the  
20 methods and apparatus of our invention can be used  
with other time division multiplexed and packet  
multiplexed data streams, having packetized headers  
and data, including, by way of example, the European  
Telecommunications Standards Institute (ETSI) Digital  
25 Video Broadcasting (DVB) standard, the High Definition  
Television (HDTV) standard and the Direct Satellite  
System (DDS) standard, among others.

30 EN998-042

1 While the invention has been described with respect to  
certain preferred embodiments and exemplifications, it  
is not intended to limited to scope the invention  
thereby, but solely by the claims appended hereto.

5

10

15

20

25

30 EN998-042

35



CLAIMS

Having thus described our invention, what we claim as new, and desire to secure by Letters Patent is:

- 1        1.            A method for determining the difference  
2        between the local and program clock frequencies, then  
3        adjusting the frequency at which the local clock  
4        oscillates so that said difference approaches zero.
  
- 1        2.            A method according to Claim 1 for adjusting  
2        a local clock of a digital data decoder, wherein the  
3        clock oscillates at a local clock frequency, the  
4        method further comprising the steps of:  
5                maintaining a local clock value based on the  
6        oscillations of the local clock;  
7                receiving clock time stamps at the decoder  
8        which specify the program clock value and frequency;  
9                maintaining a program clock value based on  
10       the clock signals received at the decoder;  
11               determining if there is any difference  
12       between the local clock and the program clock  
13       frequencies;  
14               determining if there is an absolute  
15       difference between the local clock value and the  
16       program clock value;  
17               if there is either a difference between the  
18       local clock and the program clock frequencies or an  
19       absolute difference between the local clock value and

EN998-042

1 the program clock value, then adjusting the frequency  
2 at which the local clock oscillates so that said  
3 difference approaches zero.

1 3. A method according to Claim 2, wherein the  
2 decoder includes hardware for adjusting the local  
3 clock frequency and a processor having a software  
4 program for adjusting the local clock frequency, and  
5 wherein the step of adjusting the frequency of the  
6 local clock includes the steps of:  
7 using the hardware to adjust the local clock  
8 frequency until a threshold condition occurs; and  
9 after the threshold condition occurs, using  
10 the processor to adjust the local clock frequency.

1 4. A method according to Claim 3, wherein the  
2 threshold condition is a function of the difference  
3 between the local clock value and the program clock  
4 value.

1 5. A method according to Claim 3, wherein the  
2 step of using the processor to adjust the local clock  
3 frequency includes the steps of:  
4 monitoring for the occurrence of the  
5 threshold condition; and  
6 transmitting a signal to the processor when  
7 the threshold condition occurs.

1        6.        A system for adjusting a local clock on a  
2        digital data decoder, wherein the clock oscillates at  
3        a local clock frequency, the system comprising:  
4                means for maintaining a local clock value  
5        based on the oscillations of the local clock;  
6                means for receiving clock signals  
7        transmitted to the decoder at a program clock  
8        frequency;  
9  
10               means for maintaining a program clock value  
11        based on the clock signals transmitted to the decoder;  
12               means for determining if there is any  
13        difference between the local clock and the program  
14        clock frequencies;  
15               means for determining if there is an  
16        absolute difference between the local clock value and  
17        the program clock value; and  
18               means for adjusting the frequency at which  
19        the local clock oscillates, when there is a difference  
20        between the local clock and the program clock  
21        frequencies or an absolute difference between the  
22        local clock value and the program clock value, so that  
23        said difference approaches zero.

1        7.        A system according to Claim 6, wherein the  
2        means for adjusting the frequency at which the local  
3        clock oscillates includes:  
4                hardware for adjusting the local clock  
5        frequency until a threshold condition occurs; and

EN998-042

1           a processor having a software program for  
2     adjusting the local clock frequency after the  
3     threshold condition occurs.

1     8.        A system according to Claim 6, wherein the  
2     threshold condition is a function of the difference  
3     between the local clock value and the program clock  
4     value.

1     9.        A system according to Claim 7, wherein the  
2     processor is not used to adjust the local clock  
3     frequency until the threshold condition occurs.

1     10.       A system according to Claim 7, said hardware  
2     includes:

3               means for monitoring for the occurrence of  
4     the threshold condition; and

5               means for transmitting a signal to the  
6     processor when the threshold condition occurs.

1     11.       A method for adjusting a local clock on a  
2     digital data decoder, wherein the clock oscillates at  
3     a local clock frequency, the method comprising the  
4     steps of:

5               maintaining a local clock value based on the  
6     oscillations of the local clock;

7               receiving clock signals at the decoder at a  
8     program clock frequency;

1           maintaining a program clock value based on  
2   the clock signals received at the decoder;  
3           using the previous clock values to calculate  
4   the exact difference in frequency; and  
5           adjusting the frequency at which the local  
6   clock oscillates so that said difference approaches  
7   zero.

1   12.       A method according to Claim 11, wherein the  
2   using step includes the step of using both the  
3   difference in the clock frequency and the difference  
4   between the local clock value and the program clock  
5   value to calculate the exact difference in frequency.

DIGITAL AUDIO/VIDEO CLOCK RECOVERY ALGORITHM

ABSTRACT OF THE DISCLOSURE

A method of decoding a bit stream having an embedded clock, where the clock reference data is recovered from the bit stream. The clock reference data is used to create an adjusting value control a local clock frequency. The adjustment calculated such that the local clock frequency and the local clock value match the frequency and values in the clock reference data. The adjustment value is input to pulse generator to form a pulse train, which is used to generate the input to an adjustable oscillator.

EN998-042





FIG. 1








FIG. 3





FIG. 4



PRIOR ART  
FIG. 5




FIG. 6

FIG. 7




FIGURE 7

8/10 R.E. Anderson EN998-042




Figure 8




Figure 9